Question Discussion & Solution

MCQ

Modern Compiler Technology with its ability to effectively using larger numbers of

Memory

Registers

Stack

Queue

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

While executing the PUSH*A instruction, the stack pointer is decremented by

1 bit

2 bits

4 bits

16 bits

Discussion

MCQ

Modern Compiler Technology with its ability to effectively using larger numbers of

Memory

Registers

Stack

Queue

Discussion

MCQ

The operands working in the stack-architecture are implicitly

On bottom of the stack

On middle of the stack

On top of the stack

On top of queue

Discussion

MCQ

The address of a location of the operand is calculated by adding the contents of any of the base registers, with the contents of any of index registers in

based indexed mode with displacement

based indexed mode

based mode

indexed mode

Discussion

MCQ

In which of the following addressing mode, the offset is obtained by adding displacement and contents of one of the base registers?

direct mode

based mode

indexed mode

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics